9.4 KB · ⇊ 6 parts · ⤓ Micron 9.4 KB · ⤓ HTML 28.0 KB

top

Codasip (abrev. CO-Design Application-Specific Instruction-set Processor) is a processor technology company enabling system-on-chip developers to differentiate their products. The company specializes in RISC-V processor technologies and offers Codasip Studio, a tool suite for processor design using the CodAL architecture description language.

The company's headquarters are in Munich, Germany.cite-ref-1[1] Codasip has claimed that there are more than 2 billion processor cores that have been produced using their technology.cite-ref-2[2]cite-ref-0-3-0[3]

• History

• References

In 2014, Codasip was founded on the basis of Karel Masařík's PhD work on a distinct hardware/software co-design technology, after a decade of intensive research at Brno University of Technology.

In the same year, the company secured a seed funding round of $4.5M, led by Credo Ventures.cite-ref-4[4]

In 2015, Codasip co-founded RISC-V International (initially known as RISC-V Foundation) and also launched the first commercial RISC-V processor IP on the market.cite-ref-5[5]

In 2017, Codasip unveiled its first 64-bit RISC-V core.cite-ref-6[6]

In 2018, Codasip completed a Series A investment round, raising $10M from private equity firms.cite-ref-7[7]cite-ref-8[8]

In 2020, the company received funding from the European Union's Horizon 2020 program.cite-ref-9[9]

In the same year, Codasip opened a strategic design center in Francecite-ref-10[10] followed by another in the United Kingdom in 2021.cite-ref-11[11] That same year, Ron Black assumed the role of CEO.cite-ref-12[12]cite-ref-13[13]

In 2022, Codasip established design centers in Greece and Spain andcite-ref-14[14]cite-ref-15[15] acquired Cerberus, a UK-based firm known for its expertise in crafting secure IoT products.cite-ref-0-3-1[3]cite-ref-16[16]cite-ref-17[17]

In June, Codasip was awarded the "Best in Show" in the Processors & IP category at the Embedded World 2022 event.cite-ref-1-18-0[18]

In December, Codasip received additional financial support from the European Innovation Council, a segment of the European Union.cite-ref-19[19]

Also, the company was featured in EE Times' esteemed "Silicon 100" list consecutively in 2022cite-ref-1-18-1[18]cite-ref-20[20] and 2023.cite-ref-21[21]cite-ref-22[22]cite-ref-23[23]

In 2024 Codasip released the X730, a 64-bit application class RISC-V CPU which implements the CHERI security technology.cite-ref-24[24]cite-ref-25[25]

cite-note-11. ↑ "Contact". Codasip. Retrieved 2024-09-09.

cite-note-22. ↑ "Codasip | Codasip's latest RISC-V embedded cores enable AI/ML edge customization". RealWire (Press release). 2022-02-24. Archived from the original on 2022-02-24. Retrieved 2023-10-17.

cite-note-0-33. ↑ citerefjagdale2023Jagdale, Saumitra (2023-03-08). "Codasip Takes on RISC-V Processor Security". EE Times Europe. Retrieved 2023-10-17.

cite-note-44. ↑ citerefbutcher2014Butcher, Mike (2014-04-23). "Codasip Secures $2.8M Funding Led By Credo Ventures". TechCrunch. Retrieved 2023-10-17.

cite-note-55. ↑ "Codasip Joins RISC-V Foundation and Announces Availability of RISC-V Compliant Codix Processor IP". Design And Reuse. Retrieved 2023-10-17.

cite-note-66. ↑ citerefchoquin2017Choquin, Lauranne (2017-11-28). "Codasip Announces Bk5-64, a New 64-bit RISC-V Processor". Codasip. Retrieved 2023-10-17.

cite-note-77. ↑ "Ventech VC". www.ventechvc.com. Retrieved 2023-10-17.

cite-note-88. ↑ "Handelsregisterauszug von Codasip GmbH aus München (HRB 245399)". www.online-handelsregister.de. Retrieved 2023-10-17.

cite-note-99. ↑ citerefallen2020Allen, Jesse (2020-03-20). "Week In Review: Design, Low Power". Semiconductor Engineering. Retrieved 2023-10-17.

cite-note-1010. ↑ citerefflaherty2020Flaherty, Nick (2020-10-20). "Codasip opens RISC-V design centre in France". eeNews Europe. Retrieved 2023-10-17.

cite-note-1111. ↑ citerefpel-2022Pelé, Anne-Françoise (2022-02-03). "Codasip Opens UK Design Center". EE Times Europe. Retrieved 2023-10-17.

cite-note-1212. ↑ citerefflaherty2021Flaherty, Nick (2021-12-05). "CEO interview: Ron Black takes the helm at Codasip". eeNews Europe. Retrieved 2023-10-17.

cite-note-1313. ↑ citerefpel-2021Pelé, Anne-Françoise (2021-12-02). "Ron Black Becomes CEO of Codasip". EE Times Europe. Retrieved 2023-10-17.

cite-note-1414. ↑ citerefflaherty2022Flaherty, Nick (2022-07-14). "Codasip opens RISC-V design centre in Greece". eeNews Europe. Retrieved 2023-10-17.

cite-note-1515. ↑ "Design and Reuse Embedded - From Silicon on Chip Solutions to Asic Design Platforms". www.design-reuse-embedded.com. Retrieved 2023-10-17.

cite-note-1616. ↑ citerefflaherty2022Flaherty, Nick (2022-11-10). "Codasip in Bristol IoT security buy for RISC-V". eeNews Europe. Retrieved 2023-10-17.

cite-note-1717. ↑ citerefjacob2023Jacob, Marc (2023-10-17). "Codasip to boost RISC-V security through Cerberus acquisition "RISC-V security needs to be taken more seriously"". Global Security Mag Online. Retrieved 2023-10-17.

cite-note-1-1818. ↑ citerefmediaMedia, OpenSystems. "Embedded World 2022 Best in Show Winners: Processors & IP". Embedded Computing Design. Retrieved 2023-10-17.

cite-note-1919. ↑ "CODASIP (IDGF)". European Investment Bank. Retrieved 2023-10-17.

cite-note-2020. ↑ "EE Times Silicon 100: Startups to Follow in 2022". EE Times. Retrieved 2023-10-17.

cite-note-2121. ↑ "Silicon 100: Startups Worth Watching in 2023". EE Times. Retrieved 2023-10-17.

cite-note-2222. ↑ "Codasip launches Codasip Labs to accelerate advanced technologies". Codasip. Retrieved 2023-10-17.

cite-note-2323. ↑ "Codasip University Program spurs innovation and boosts curriculums". Codasip. Retrieved 2023-10-17.

cite-note-2424. ↑ "Codasip enables secure Linux by donating CHERI RISC-V SDK to the CHERI Alliance". Codasip. 21 October 2024. Retrieved 20 January 2025.

cite-note-2525. ↑ "X730 RISC-V application processor". Codasip. Retrieved 27 January 2025.